With the CMOS technology scaling down, the normal latch is more susceptible to soft errors caused by radiation particles. In this paper, we proposed a low-power and highly reliable radiation hardened latch to enhance the single event upset (SEU) tolerance. Based on DICE latch and Muller C-element circuit, the proposed latch can provide 100% fault tolerance, which can be used for space applications in severe ray radiation environments. The simulation show that's it not only can completely tolerate an SEU on any one of its internal single node, but it also can provide doublenode and triple-node upsets protection for facultative initial state of the latch. What's more, compared with other hardened latches, the proposed cell has comparable or better performance in the matter of delay time and power.
Introduction
With the development of semiconductor technology, the decrease of feature size of transistors and reduction of the supply voltage increase the susceptibility of latch circuit to radiation [1] . In space, a soft error mostly comes from protons, electrons, and heavy ions. A soft error from any particle type occurs when an energetic particle hits the diffusion region of a reverse bias transistor. This, in turn, allows an off transistor to temporarily conduct current which can cause a voltage change in a node connected to the affected transistor, which is called single event upset (SEU) [2] . Moreover, in modern processes, the transistor size is small enough that a high energy radiation particle may simultaneously strike multiple transistors because of charge sharing. Cases where this type of strike may occur are commonly referred to as a single event multiple upset (SEMU). In addition to the SEMU case, high flux environments may allow for the manifestation of a multiple event multiple upset (MEMU). In this case, multiple radiation particles strike internal transistors simultaneously. When either a SEMU or MEMU occur in a latch, they may upset multiple nodes. If two nodes are upset in the latch, this is referred to as a double node upset (DNU). If three nodes are upset, this is called a triple node upset (TNU).
Up to now, many radiation hardened latch circuit are proposed [3, 4, 5, 6, 7, 8 ] to mitigate SEU/SEDU/SETU and we use 5 capabilities to evaluate the robustness of the radiation hardened latch circuit: 1) SEU tolerant, some latch cannot provide fully SEU immune, and if one of sensitive nodes which are the surroundings of the reverse-biased drain junctions of a transistor biased in the OFF state, is affected by radiation particle, one of the internal nodes might be flipped. And if the output of the latch wouldn't be changed, we can call the latch is SEU tolerant; 2) SEU resilient, if one of the sensitive nodes is flipped, and the output of these latch will be not affect, and the flipped node can be resilient. This situation is called SEU resilient; 3) SEDU tolerant. Any two of sensitive nodes is affected by radiation particle, and the output of these latch will be not affect, which is called SEDU tolerant; 4) SEDU resilient, if pair sensitive nodes are flipped, and the output of the latch will be not affect, and the flipped nodes can be resilient. This situation is called SEDU resilient; 5) SETU resilient, if three sensitive nodes are flipped, the output of the latch will be not affect, and the three nodes can recover their initial state. This situation is called SETU reilient. The latch design in [3] are more reliable than the normal latch, the proposed latch can provide fully SEU tolerant. But the latch cannot be SEU resilient or SEDU tolerant. And the proposed in [4] is SEU tolerant and SEU not relisient. Then in [5] the proposed latch is based on triple-modular redundancy, besides it combines a typical DICE latch and a normal D latch connecting to a 3-input Muller C-element at output stage. With the help of layout optimization, the latch can be SEU and SEDU tolerant, but cannot be SEU or SEDU resilient. The proposed latch in [6] is SEU tolerant and SEU resilient, but not SEDU tolerant. Based on 2-input Muller C-element and internal feedback loop, any single node of the latch affected by single radiation particles can recover its original state. Unluckily once pair nodes flipped by single radiation particles, the output of the latch may be changed and cannot recover. The Delta DICE latch in [7] comprises three interconnected DICE cells and becomes SEDU resilient. The DONUT latch in [8] is constructed from four interconnected DICE cells, which has enough redundant nodes to accomplish the capability of SEDU resilient. However, neither Delta DICE or DONUT is SETU resilient. Besides, in [9] , the proposed TNU-latch is not only SEDU resilient, but also is SETU resilient. However, the latch is made up of lots of transistors, which means it covers too many areas.
In this paper, to achieve SEDU resilient, and SETU resilient, we propose a low power and high reliable latch. Analysis of work operation and hardening performance are discussed in section 2. Simulations and evaluation are presented in section 3.
Proposed hardened latch circuit structure
The proposed hardened latch circuit TNUHL is shown in Fig. 1 . The proposed latch combines four DICE cells in a circle to provide SEDU resilient and SETU resilient. Based on the design philosophy of TMR, the structure is divided into three parts. The input D is separated into five nodes, which create five paths. Four of four paths are applied to the input nodes of 4-input Muller C-element through typical DICE. The four DICEs are linked together as a circle, and each two DICEs share a node, ie. DICE1 and DICE2 share the common node N3, DICE2 and DICE3 share the common node N5, DICE3 and DICE4 share the common node N5, and DICE4 and DICE 1 shared the node N1. The last path is applied to the output node Q of 4-input Muller C-element only through transmission gate which can reduce delay remarkably. Next, the operational principle and analysis of radiation hardened of the proposed latch is introduced.
In the transparent mode of operation, the CLK is set high and CLKN is set low. The input nodes of DICE are driven by D through TG1, TG2, TG3 and TG4. And the TG1-TG4 propagate the input signal D to four DICE cells via nodes N1, N3, N5, N7 respectively. The output of the three DICEs can't transport to the Q because the 4-input Muller C-element are closed by signal CLK and CLKN. The output Q is directly driven by D through TG5 to prevent current competition on Q for reducing power dissipation and transmission delay. In the latching mode of operation, CLK is low and CLKN is high. The DICE cells hold the state and Q is driven by the DICEs through the opened 4-input Muller C-element.
SEDU analysis
When SEDU appears, there are two situations turning up: a) both two nodes upset happens inside DICEs module. In this situation, there are 4 types SEDU happening in the four DICEs. type1) SEDU happens only in one DICE, and one DICE has two affected nodes, the rest three DICEs have zero affected node. Let us assume that N2 and N9 are affected by SEDU. Though every node of DICE1 will change its state, two node (N1 and N7) of DICE1 are connected DICE2 and DICE4 respectively. This is equivalent to the occurrence of SEU in DICE2 and DICE4, so DICE2 and DICE4 can make the N1 and N3 recover their initial data as normal DICE, which will help DICE1 recover its initial state finally. There are 4 kinds of different node pair combinations in this type. type2) SEDU happens in two DICEs, and two DICEs have one affected node, the other two has zero affected node. (e.g. SEDU in N1 and N2). The principle of resilience is similar to the type1. There are 16 different kinds of node pair combinations in this type. type3) SEDU happens in three DICEs. Three DICE have one affected node, and the rest has no affected node. (e.g. SEDU in N3 and N5). The principle of resilience is also similar to the type1. There are 4 different kinds of node pair combinations in this type. type4) SEDU happens in four DICEs. Each DICE has one affected node. (e.g. SEDU in N1 and N5) The principle of resilience is similar to SEU happening in a single DICE. Each DICE has the ability to recover its initial state. There 2 different kind of node pair combinations in this type. b) nodes upset happens in DICEs and output Q module. Any single node in three DICEs affected will be recover its initial state, and the output Q can recover its initial state by the 4-input Muller c-element. In sum, the latch is SEDU resilient. 
SETU analysis
Based on the above analysis of SEDU resilience, the DICEs with one affected node have the excellent resilience properties, which help the connected DICEs recover to their initial state. Thus, when SETU appears, the proposed latch TNUHL can recover to its initial state. There are also two situations turning up: a) all three affected nodes happen inside DICEs module. In this situation, there are types SETU to consider. And each type specifies the number of nodes affected in each DICE. type1) one DICE has three affected nodes, one DICE has one affected node, and two DICEs have zero affected node. (e.g. strike in nodes N1, N2, N9). There are 8 node combinations of this type. type2) one DICE has two affected nodes, one DICE has one affected node, and two DICEs have zero affected node. (e.g. strike in nodes N2, N9, N4). There are 24 node combinations of this type. type3) one DICE has two affected nodes, two DICE has one affected node, and one DICE has zero affected node. (e.g. strike in nodes N2, N5, N9 or N1, N2, N4). There are 72 node combinations of this type. type4) one DICE has three affected nodes, two DICE have one affected node, and one DICE has zero affected node. (e.g. strike in nodes N1, N2, N3). There are 8 node combinations of this type. type5) three DICE has one affected node, one DICE has zero affected node. (e.g. strike in nodes N2, N4, N6). There are 32 node combinations of this type. type6) two DICEs have 2 affected nodes, and two DICE have one affected node. (e.g. strike in nodes N1, N3, N5). There are 4 node combinations of this type. type7) one DICE has 2 affected nodes, and three DICEs have one affected node. (e.g. strike in nodes N1, N3, N6 or N1, N5, N2). There are 24 node combinations of this type. type8) four DICEs have 1 affected node. (e.g. strike in nodes N1, N4, N6). There are 16 node combinations of this type. b) two affected nodes happen inside DICEs module, the other affected happens at node Q. Two affected nodes happening in the DICEs module can recover their initial state as analysis before, and the node Q can recover its initial state through 4-input Muller C-element. For example, when two nodes N1 and N2 in DICE1 collect radiation-induced charge, DICE1 can keep correct data. Because DICE1 is connected to DICE4 through node N1, node N1 flipped in DICE4 is like SEU happening in DICE4. Thus N1 will recover to its initial state through DICE4. At last N2 will recover to its initial state through DICE1. Even if Q collects radiation-induced charge, the flipped data of Q doesn't make any disturbances on DICE, because the output Q is separated from DICEs through 4-input C-element. So the nodes N2, N4, N6, and N8 will help Q recover to its initial state through 4-input C-element.
Evaluation
The proposed latch DNUHL is implemented by using the bulk 90 nm CMOS technology. The transistor sizes in this design are as follows: (a) at TG1, TG2, TG3 and TG4, the PMOS transistor has W=L ¼ 290=90 nm while the NMOS transistor has W=L ¼ 120=90 nm, (b) at TG5 on the high-speed propagation path, the PMOS transistor has W=L ¼ 480=90 nm while the NMOS transistor has W=L ¼ 120=90 nm, (c) at the DICE module, the PMOS transistor has W=L ¼ 290=90 nm while the NMOS transistor has W=L ¼ 120=90 nm, and (d) at 4-input Muller C-element, the PMOS transistors have W=L ¼ 480=90 nm while the NMOS transistors have W=L ¼ 360=90 nm. We add a 0.005 f F capacitor at the output Q. We use the supply voltage of 1.2 V and the temperature of 25°C to do the simulation. Besides, for fair comparison, we also use the same condition to do the simulation for the latches mentioned in the introduction. As for SETU injection simulation, a double exponential current pulse is used [10, 11, 12] , and we inject the enough charge at the output any three sensitive to observe whether the output of Q is changed. If the output of Q is not changed and the sensitive node can recover their initial state, it indicates the proposed latch is SETU resilient. The simulation results of the proposed latch are shown in the Fig. 2∼Fig . 10, respectively. These pictures represent different situations. For example, in Fig. 1 , at 30 ns and 50 ns, an SETU appears at node N1, N2 and N9, but nodes N1, N2 and N9 recover their initial values, which has not any influence at Q.
The performance of the proposed latch TNUHL is compared with the hardened latches mentioned in section 1. The comparison parameters include whether SEDU/SETU is tolerant, whether SEDU/SETU is resilient, transistors representing areas, setuptime, D-Q propagation delay, and the average of dynamic plus static power dissipation. The simulation condition is set as mentioned in section 3, and the simulation results are presented in Table I and Table II . Compared with other hardened latches, the proposed latch has advantage with respect to whether SEDU/ Fig. 2 . Three affected nodes N1, N2 and N9 upset and recovery Fig. 3 . Three affected nodes N2, N4 and N9 upset and recovery SETU is resilient. Besides the D-Q propagation delay is the shortest due to the use of the high speed path through TG5. It is Regrettable that the number of transistors are the 2rd most, which means will bring large cost in area. Though the power consumption is large, we really need it. We need to pay the cost, such as area and power, to ensure that the integrated circuits operate stably in a harsh irradiation space environment. As the technology scales down, the reliability issues have become a concern for designers and researchers. SEDU/SETU is the issue we have to consider when designing circuits. In this paper, we proposed a low-power and highly reliable radiation hardened latch to provide SEDU and SETU resilience. Based on previous hardened latch designs, the proposed latch is improved to achieve better performance. Compared with previous hardened latch, the proposed latch has many advantages. By reasonable structure design, the proposed latch is not only fully SEDU immune which means that it can tolerate an SEDU on any pair of nodes, but it can tolerate SETU on any three of nodes. Compared with previous hardened latches, the proposed latch has comparable or better performance in terms of D-Q propagation delay, the power consumption. 
